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ABSTRACT 
 
A novel technique suitable for computer-aided analysis of analog integrated circuits (ICs) is introduced. This 
technique uses the features of both nodal-analysis (NA) and symbolic analysis, at nullor level. First, the nullor is 
used to model the ideal behavior of several analog devices, namely: transistors, opamps, OTAs, and current 
conveyors. From this modeling approach, it is shown how to transform circuits working in voltage-mode to current-
mode and vice-versa. Second, it is demonstrated that using nullors, all non-NA-compatible elements can be 
transformed into NA-compatible ones, this results in a computationally-improved pure-NA method. Third, the 
computation of fully-symbolic expressions using  , is described. It is demonstrated that a symbolic 
expression gives more insight in the behavior and performance of the circuit. Finally, several examples demonstrate 
the suitability and appropriateness of the proposed method to be used in education. 
TM MAPLEV
.  
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1. INTRODUCTION 
 
Speaking in computational lenguage the circuit is a mathema-tical object subject to computer analysis so that the 
most common task associated with circuit analysis is computing the mathematical representation for the circuit 
elements [1-2]. Mathematical analysis results in equations relating circuit performance to component values in which 
the best mathematical approach (circuit modeling) is usually a simplified theoretical analysis to give insight and 
estimates of component values [3-5]. In doing circuit analysis, it is well-known that by using symbolic analysis 
techniques [6-8], the designer can get a better insight in the behavior and performance of the circuit rather than by 
using numerical analysis like SPICE computations. 
 
The main task of circuit analysis is to compute the values of voltages and currents, which are considered to be the 
responses to the given input signal excitations. However, traditional circuit analysis schemes such as the Tableau and 
Modified Nodal Analysis (MNA) methods have several computational disadvantages: they result in huge matrices even 
for small-sized circuits, and the main one is that they result in cumbersome computer-manipulations for non-NA-
compatible circuit-elements [3-9]. That way, in order to avoid that computational-disadvantages, a pure nodal-analysis 
(PNA) method is introduced herein. 
 
The proposed PNA method transforms all non-NA-compatible elements into NA-compatible ones by using nullors. 
Furthermore, by using the nullor properties an improved Compacted-PNA method is obtained. Additionally, by using 
the nullor concept, it is shown how to transform circuits working in voltage-mode to current-mode and vice-versa [8-
10].  
 
 
 Journal of Applied Research and Technology  
 
235 
A pure Nodal-Anlysis method suitable for analog circuits using nullors, E. Tlelo-Cuautle & L.A. Sarmiento-Reyes, 235-247 
  
 
The main goal of this paper is focused on computing fully-symbolic transfer functions (TFs), i.e. H(s), of nullor circuits 
from the proposed PNA representation in which the output and input electrical variables can be freely chosen. 
Notwithstanding, the proposed method has been implemented in   [13]. On the other hand, an IC 
designer usually wants to know how the circuit performance is affected by changes in one or more parameter values. 
The effects of parameter changes on the circuit performance can be predicted by applying a sensitivity analysis [11]. 
Using the proposed PNA method, we can easily compute the sensitivity of H(s) with respect to the circuit parameter x 
in a post-processing step. Also, for rational transmittances, Bode plots become convenient for computing the 
frequency response of linear or linearized circuits [12]. Bode plots can be easily computed in a post-processing step by 
converting a fully-symbolic expression into a rational one [3-9]. 
TM MAPLEV
 
2. ANALOG MODELING USING NULLORS 
 
In 1954 Tellegen introduced the concept of  “ideal amplifier”, and indirectly the “nullor” concept [14]. The nullor has 
been used as a general building block for the implementation of linear and nonlinear analog systems [15]. The 
monolithic integration of this element made in [10], demonstrate its suitability to be considered as a universal active 
device (UAD). In this way, by resorting to the nullor concept we introduce a unified modeling approach that can be 
applied to the most commonly used linear or linearized circuits. It is worth to mention that the main objective of the 
analog modeling approach, using nullors, is related to transform all non-NA-compatible elements into NA-compatible 
ones, in order to provide a CAD-tool suitable for achieving the symbolic analysis of analog ICs by applying the 
proposed PNA method. 
 
2.1 The mullor 
 
This UAD has two-ports with four associated electrical variables having the following characteristics: 
1 1,I V  at its input port assume the condition that  0 , 0 1 1 = = I V .   are associated to the element called nullator.  1 1,I V
2 2,I V  at its output port have arbitrary values.    are associated to the element called norator.  2 2,I V
 
The nullor is composed by a nullator-norator pair, as shown in Fig. 1; where both components have undefined 
impedances. As it occurs with the ideal opamp, the transfer properties of the nullor only become well defined if an 
external network provides for feedback from the output to the input port [9]. Depending on the kind of connection of 
the nullor with other passive elements, namely: resistors, capacitors and inductors; we can get several circuit 
implementations, as shown along the following subsections. 
 
 
 
Figure 1. The nullor 
 
2.2 Modeling an independent voltage source 
 
An independent voltage source is a non-NA-compatible element. Using one nullor, as shown in Fig. 2, an 
independent voltage source is transformed into a current source, which then becomes NA-compatible. 
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Figure 2. Transforming a voltage into a current source 
 
2.3 Modeling a generic transistor 
 
If the bottom terminals of the nullor are connected together but not necessarily grounded, we get a device simulating 
the behavior of an ideal transistor either BJT or MOSFET [5], as shown in Fig. 3. 
 
 
 
Figure 3. Modeling a generic transistor 
 
2.4 Modeling the voltage and current followers 
 
Depending on the connection of the nullor as a two-port element, we can get either a voltage or current follower, as 
shown in Fig. 4. 
 
 
 
Figure 4. Modeling the voltage and current followers 
 
2.5 Modeling analog building blocks: opamp, OTA and CCII- 
 
Since the nullor is suitable for macro-modeling several circuits, we can model the ideal behavior of some analog 
building blocks, namely: the opamp, OTA and CCII-, as shown in Fig. 5. The associated mathematical port-relationships 
defining their ideal behavior are given as follows [9]: 
Opamp: At its input port, V=I=0. At its output port V=I=undefined. 
OTA: At its input port, I=0. At its output port  in o gV I = . 
CCII-: At its input port,  . At its output port  x y y V V I = = , 0 x z I I = . 
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Figure 5 Modeling analog building blocks 
 
2.6 Modeling the four controlled sources: A unified approach 
 
Although many implementations may exist for the four controlled sources, a unified modeling approach for them 
using a symmetrical cell, i.e. the OTA, is shown in Fig. 6. Later on, the computational convenience of this is 
demonstrated. 
 
 
 
Figure 6. Modeling the four controlled sources 
 
2.7 Transforming voltage- to current-mode circuits and vice versa 
 
By applying the adjoint-network properties [4], it is possible to transform a nullor-based circuit working in voltage-
mode into an equivalent one working in current-mode and vice-versa. The transformation is computed by applying 
the following four rules: 
 
1) Set the nullator and norator references. 
2) Interchange nullators by norators and vice-versa, but keeping the associated pairs, i.e. the nullors. 
3) At the input port, the voltage/current source is short/open circuited. This port becomes the output port where the 
current/voltage has to be measured. 
4) At the output port, if the load is driven by a voltage/current signal, then connect a current/voltage source. Now it 
becomes the input port where the current/voltage signal is supplied. 
 
An illustrative example of this transformation-process is given in section 5.5. 
 
3. PURE NODAL ANALYSIS 
 
When linear circuits are modeled using nullors, the resulting network will contain only: resistors, capacitors, nullors, 
and independent current sources. This set of circuit elements simplifies the algorithms for computing the ac circuit 
analysis, as it is shown later in section 4. An important thing is that we are avoiding the computation of the stamps 
associated to every non-NA-compatible element (which may be very time-consuming), i.e. we are saving CPU time. 
Notwithstanding, the handling of the database representing the interconnection-pattern of the network becomes to 
be improved. 
 
The PNA representation is focused on computing equation (1), where i represents the vector of independent current 
sources,   represents the nodal admittance-matrix and v represents the node voltage-variables vector [3-5].  PNA Y
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                                                                                               v Y i PNA =                                                                      (1) 
 
It clearly results that the computational effort for computing the matrix   is simpler and easier than computing the 
matrix MNA or the Tableau [3-8]. Additionally, the solution of equation (1) is simpler and easier to compute if we resort 
with the properties of the nullor. These properties are directly related with the handling of the rows and columns of 
the matrix , so that its order is reduced in one by each nullor. This reduction-process leads us to introduce a 
Compacted PNA method. 
PNA Y
PNA Y
 
4. COMPACTED PNA METHOD 
 
In equation (1), the order of the matrix   is reduced in one by each nullor by applying the following four rules [9]:  PNA Y
 
1) Add the columns associated to a floating nullator because the voltage across it is zero, i.e. both associated nodes 
have virtually the same potential, as shown in Fig. 7a. 
2) Add the rows associated to a floating norator because the current through it is the same, as shown in Fig. 7b. 
3) Delete the column associated to a grounded nullator because both nodes become virtually connected to ground, 
as shown in Fig. 7c. 
4) Delete the row associated to a grounded norator because both nodes become virtually connected to ground, as 
shown in Fig. 7d. 
 
 
 
Figure 7. Rules for computing  CPNA Y  
 
After applying these rules to equation (1), it results in a Compacted PNA representation given by equation (2), where 
the matrix   has an order equal to the order of the original   minus the number of nullors.  CPNA Y PNA Y
 
                                                                                       v Y i CPNA =                                                                                   (2) 
 
From this equation, one can easily compute the TF as a fully symbolic expression denoted by H(s). It is worth to 
mention that the computation of TFs using the proposed CPNA method is quite simpler and easier than using 
traditional methods based on Signal Flow Graph, Mason’s Rule, and so on [3-5]. 
 
5. EXAMPLES 
 
In order to demonstrate the suitability and appropriateness of the proposed method, we have selected several 
illustrative examples including the opamp, MOSFETs, the CCII-, and the OTA circuit elements. 
 
5.1 The inverting voltage amplifier 
 
The well-known opamp-based inverting amplifier is shown in Fig. 8. As we know, the TF of this circuit is given by 
equation (3). 
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Figure 8. The inverting voltage amplifier 
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If we replace the voltage source and the opamp, which are non-NA-compatible elements, by its nullor-equivalent, we 
get the nullor circuit shown in Fig. 9, where all the elements become NA-compatibles. The computation of equation 
(1) is given as 
 
 
 
Figure 9. Nullor-circuit equivalent of figure 8 
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After applying the rules given in section 4, we obtain the CPNA representation having an order equal to 2 (there are 2 
nullors). 
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Note that nodes 1 and 2 are virtually having the same potential, and node 3 is virtually connected to ground!. Finally, 
after solving for node 4 we obtain 
 
) /( ) ( 4 f in i g V g v − =                                (6) 
 
In terms of resistances, equation (6) happens to be of the form of equation (4), Q.E.D. 
 
5.2 A CMOS OTA design 
 
In Fig. 10 it is shown an OTA design providing a symmetric compensation technique that improves its 
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Figure 10. Symmetrically compensated fully differential folded-cascode OTA 
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After computing the voltage TF, for  ,  11 1 m m g g = 3 1 9 3 7 5 , , C C g g g g = = =  and  4 2 C C =  we obtain the following 
equation given in [16]: 
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where the output conductance becomes 
 
( )
7
9 1 7
g
g g g
g
m
o
+
=                                             (8) 
 
5.3 A CCII- based GIC implementation 
 
In this example, is exploited the potential of the nullor as a fully floating device [10]. In Fig. 12 it is phase response, as 
demonstrated in [16]. The computation of the voltage TF is done from the gates of transistors M01, M02, M11, M12, 
where the input is connected, to the drains of transistors M05, M06, M07, M08, where the output is measured. The 
nullor circuit equivalent of the symmetrically compensated fully differential folded-cascode OTA is shown in Fig. 11. In 
this Figure, it is omitted the inclusion of the nullor-equivalent for the voltage source, in order to have a better sight. 
Also, there are shown only the nodes located at the input and output ports. Note that each MOSFET has been 
replaced by its nullor-equivalent where their trans-conductance is modeled by a conductance connected at their 
source. 
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Figure 11. Nullor-circuit equivalent of figure 10 
 
 
Figure 12. Floating structure for GIC implementation using CCII-s 
The computation of equation (1) has a matrix   having an order 26×26. However, since the circuit has 14 nullors, 
the computation of equation (2) has a matrix   having an order 12×12, as shown in the formulation given below: 
PNA Y
CPNA Y
 
Shown a CCII- based GIC that allows the simulation of several different either floating or grounded impedances. The 
nullor equivalent of this circuit is given in Fig. 13. In order to compute a TF having a transadmittance nature, i.e. I/V, a 
current source is connected across the floating nodes. Furthermore, the CPNA formulation requires to have a datum 
node, which for simplicity we select node 6. Finally, the computation of equation (2) is given in equation (9). 
 
 
 
Figure 13. Nullor-circuit equivalent of figure 12 
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Computing for the voltage at node 1 we obtain 
 
() ( [ ) ] 5 4 3 3 2 4 1 4 2 1
4 2
1 Y Y Y Y Y Y Y Y Y Y
Y Y I
v
in
+ + + − +
=                  (10) 
 
 
Finally, the transadmittance equation is given as 
 
4 2
5 3 1
6 1
1 Y Y
Y Y Y
Y Y
v
I
in
in = = = −                             (11) 
 
5.4 A lossy  -C  integrator  m G
 
The circuit shown in Fig. 14, behaves as a lossy integrator, it is implemented by using two OTAs and one capacitor. The 
nullor equivalent of this circuit is shown in Fig. 15. The computation of the voltage TF is done as follows: as it can be 
seen, the circuit has 7 nodes, so that the matrix   has an order 7×7. However, since the circuit has 5 nullors, then   PNA Y
 
 
 
Figure 14.  A lossy Gm-C integrator 
 
Figure 15. Nullor-circuit equivalent of figure 14 
 
the matrix  CPNA Y  will have an order 2×2!!!, as shown below: 
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By computing the voltage at node 4, we obtain 
 
m
m in
g sC
g V
v
+
= 4                                            (13) 
243 
Journal of Applied Research and Technology  
A pure Nodal-Anlysis method suitable for analog circuits using nullors, E. Tlelo-Cuautle & L.A. Sarmiento-Reyes, 235-247 
  
 
 
Finally, the voltage TF of the lossy Gm-C integrator becomes 
 
m
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C
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5.5 Transforming voltage- to current-mode circuits 
 
In order to transform a circuit working in voltage-mode, e.g. the one shown in Fig. 14, to the one working in current-
mode: the resulting nullor equivalent must include the independent input-voltage source, as shown in Fig. 16a. From 
this figure, we can apply the transformation rules given in section 2.7. By applying rule 2, the interchange of nullators 
by norators and vice-versa, but keeping intact the external circuitry, is shown in Fig. 16b. The application of rules 3 and 
4 is shown in Fig. 16c.  
 
 
 
Figure 16. Transforming a circuit working in voltage- to current- mode.  
Applying (a) rule 1, (b) rule 2 and  (c) rules 3-4 of section 2.7 
 
If we apply the proposed CPNA method for computing the current TF of the nullor circuit shown in Fig. 16c, we should 
insert a load-conductance where the output current must be measured. Afterwards, the output current is obtained by 
computing the voltage across this conductance and through computing the expression I=gV. Therefore, equation (2) 
is computed as 
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The voltage at the output port becomes 
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Finally, by computing the expression  , we obtain the current TF expressed as  6 v g I o o =
 
m
in
o
g
C
s I
I
+
=
1
1
                                            (17) 
 
If we replace each pair of nullors connected across a transconductance by an OTA, we obtain a lossy Gm-C integrator 
working in current-mode, as shown in Fig. 17. 
 
 
 
Figure 17.  A current-mode lossy Gm-C integrator 
6. CONCLUSIONS 
 
A pure nodal-analysis method suitable for analog circuits using nullors has been described. It was demonstrated that 
this technique avoids the manipulation of large matrices such as in the MNA and Tableau methods. Furthermore, this 
technique avoids the use of stamps through transforming all non-NA-compatible elements into NA-compatible ones 
by using nullors. Most important is the fact that using the nullor properties, a Compacted PNA formulation is obtained 
by handling the columns and rows of the matrix  . That way, the order of the matrix is reduced in one by each 
nullor. It was also shown that the matrix   is easier to set up than either, the matrix   or the Tableau, leading
to an improvement on the CPU time. The proposed CPNA method uses the features of symbolic analysis.  
PNA Y
CPNA Y MNA Y  
 
The examples shown in section 5 demonstrate the suitability and appropriateness of this technique to be used as an 
analytical method. Additionally, as one sees, this technique deals with a more general class of analog circuits, 
covering the gap between Hardware Description Languages and circuit-oriented simulators. Another important thing 
is that using nullors, circuits working in voltage-mode can be transformed to work in current-mode and vice-versa. 
 
Since this work was based on ideal concepts, the proposed PNA method must be used only if low accuracy is 
required, otherwise, a more accurate modeling process should be developed precise. 
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